#C control file created using the SS_writectl function in the R package r4ss #C should work with SS version: SSv3.24 #C file write time: 2018-03-21 14:20:57 # 1 # N_Growth_Patterns 1 #_N_Morphs_Within_GrowthPattern 4 #_number of recruitment assignments (overrides GP*area*seas parameter values) 0 #_recruitment interaction requested #_GP seas area 1 1 1 #_recr_dist_pattern1 1 2 1 #_recr_dist_pattern2 1 3 1 #_recr_dist_pattern3 1 4 1 #_recr_dist_pattern4 #_Cond 0 # N_movement_definitions goes here if N_areas > 1 #_Cond 1.0 # first age that moves (real age at begin of season, not integer) also cond on do_migration>0 #_Cond 1 1 1 2 4 10 # example move definition for seas=1, morph=1, source=1 dest=2, age1=4, age2=10 0 #_Nblock_Patterns #_Cond 0 #_blocks_per_pattern # begin and end years of blocks # 0.5 #_fracfemale 3 #_natM_type:_0=1Parm; 1=N_breakpoints;_2=Lorenzen;_3=agespecific;_4=agespec_withseasinterpolate #_Age_natmort_by gender x growthpattern #_Age_0 Age_1 Age_2 Age_3 Age_4 Age_5 Age_6 Age_7 Age_8 Age_9 Age_10 Age_11 Age_12 Age_13 Age_14 0.2 0.2 0.2 0.2 0.2 0.2 0.2 0.2 0.2 0.2 0.2 0.2 0.2 0.2 0.2 #_natM1 0.2 0.2 0.2 0.2 0.2 0.2 0.2 0.2 0.2 0.2 0.2 0.2 0.2 0.2 0.2 #_natM2 1 # GrowthModel: 1=vonBert with L1&L2; 2=Richards with L1&L2; 3=age_speciific_K; 4=not implemented 1 #_Growth_Age_for_L1 999 #_Growth_Age_for_L2 (999 to use as Linf) 0 #_SD_add_to_LAA (set to 0.1 for SS2 V1.x compatibility) 0 #_CV_Growth_Pattern: 0 CV=f(LAA); 1 CV=F(A); 2 SD=F(LAA); 3 SD=F(A); 4 logSD=F(A) 3 #_maturity_option: 1=length logistic; 2=age logistic; 3=read age-maturity by GP; 4=read age-fecundity by GP; 5=read fec and wt from wtatage.ss; 6=read length-maturity by GP #_Age_0 Age_1 Age_2 Age_3 Age_4 Age_5 Age_6 Age_7 Age_8 Age_9 Age_10 Age_11 Age_12 Age_13 Age_14 0 0 2.44477e-15 0.00012693 0.0885235 0.466234 0.745856 0.881045 0.94374 0.973162 0.987136 0.993821 0.99703 0.998574 0.999318 #_Age_Maturity1 4 #_First_Mature_Age 1 #_fecundity option:(1)eggs=Wt*(a+b*Wt);(2)eggs=a*L^b;(3)eggs=a*Wt^b; (4)eggs=a+b*L; (5)eggs=a+b*W 0 #_hermaphroditism option: 0=none; 1=age-specific fxn 2 #_parameter_offset_approach (1=none, 2= M, G, CV_G as offset from female-GP1, 3=like SS2 V1.x) 1 #_env/block/dev_adjust_method (1=standard; 2=logistic transform keeps in base parm bounds; 3=standard w/ no bound check) # #_growth_parms #_LO HI INIT PRIOR PR_type SD PHASE env_var use_dev dev_minyr dev_maxyr dev_stddev Block Block_Fxn 10.00 60.0 4.54428e+01 32.000000 -1 99 -5 0 0 0 0 0 0 0 #_L_at_Amin__Fem_GP_1 100.00 150.0 1.14000e+02 125.000000 -1 99 -5 0 0 0 0 0 0 0 #_L_at_Amax__Fem_GP_1 0.01 0.4 2.53000e-01 0.149000 -1 99 -5 0 0 0 0 0 0 0 #_VonBert_K__Fem_GP_1 0.01 0.3 1.00000e-01 0.100000 -1 99 -5 0 0 0 0 0 0 0 #_CV_young__Fem_GP_1 0.01 0.3 1.00000e-01 0.080000 -1 99 -5 0 0 0 0 0 0 0 #_CV_old__Fem_GP_1 -20.00 20.0 7.92747e-02 0.000000 -1 99 -1 0 0 0 0 0 0 0 #_L_at_Amin__Mal_GP_1 -20.00 20.0 9.66268e-02 0.000000 -1 99 -1 0 0 0 0 0 0 0 #_L_at_Amax__Mal_GP_1 -20.00 20.0 -2.95556e-01 0.000000 -1 99 -1 0 0 0 0 0 0 0 #_VonBert_K__Mal_GP_1 -20.00 20.0 0.00000e+00 0.000000 -1 99 -1 0 0 0 0 0 0 0 #_CV_young__Mal_GP_1 -20.00 20.0 0.00000e+00 0.000000 -1 99 -1 0 0 0 0 0 0 0 #_CV_old__Mal_GP_1 -2.00 2.0 1.37180e-05 0.000087 -1 99 -3 0 0 0 0 0 0 0 #_Wtlen_1_Fem -2.00 4.0 3.09730e+00 2.670000 -1 99 -3 0 0 0 0 0 0 0 #_Wtlen_2_Fem 1.00 10.0 5.00000e+00 5.000000 -1 99 -3 0 0 0 0 0 0 0 #_Mat50%_Fem -5.00 5.0 -3.74600e+00 -3.746000 -1 99 -3 0 0 0 0 0 0 0 #_Mat_slope_Fem 0.00 3.0 1.00000e+00 1.000000 -1 99 -3 0 0 0 0 0 0 0 #_Eggs_scalar_Fem 0.00 3.0 0.00000e+00 0.000000 -1 99 -3 0 0 0 0 0 0 0 #_Eggs_exp_wt_Fem -20.00 20.0 1.37180e-05 0.000000 -1 99 -1 0 0 0 0 0 0 0 #_Wtlen_1_Mal -20.00 20.0 3.09730e+00 0.000000 -1 99 -1 0 0 0 0 0 0 0 #_Wtlen_2_Mal -4.00 4.0 0.00000e+00 1.000000 -1 99 -3 0 0 0 0 0 0 0 #_RecrDist_GP_1 -5.00 5.0 0.00000e+00 0.000000 0 0 -3 0 0 0 0 0 0 0 #_RecrDist_Area_1 -10.00 10.0 -9.00000e+00 0.000000 -1 0 -4 0 0 0 0 0 0 0 #_RecrDist_Seas_1 -10.00 10.0 -9.00000e+00 0.000000 -1 0 -4 0 0 0 0 0 0 0 #_RecrDist_Seas_2 -10.00 10.0 -9.00000e+00 0.000000 -1 0 -4 0 0 0 0 0 0 0 #_RecrDist_Seas_3 -10.00 10.0 7.00000e+00 0.000000 -1 0 -4 0 0 0 0 0 0 0 #_RecrDist_Seas_4 -4.00 4.0 1.00000e+00 1.000000 -1 99 -3 0 0 0 0 0 0 0 #_CohortGrowDev # #_Cond 0 #custom_MG-env_setup (0/1) #_Cond -2 2 0 0 -1 99 -2 #_placeholder when no MG-environ parameters # #_Cond 0 #custom_MG-block_setup (0/1) #_Cond -2 2 0 0 -1 99 -2 #_placeholder when no MG-block parameters #_Cond No MG parm trends # #_seasonal_effects_on_biology_parms 0 0 0 0 0 0 0 0 0 0 #_femwtlen1,femwtlen2,mat1,mat2,fec1,fec2,Malewtlen1,malewtlen2,L1,K #_Cond -2 2 0 0 -1 99 -2 #_placeholder when no seasonal MG parameters # #_Spawner-Recruitment 3 #_SR_function: 2=Ricker; 3=std_B-H; 4=SCAA; 5=Hockey; 6=B-H_flattop; 7=survival_3Parm; 8=Shepard_3Parm #_LO HI INIT PRIOR PR_type SD PHASE 5.0 15 10.0589 11.4 -1 99 1 #_SR_LN(R0) 0.2 1 0.7000 0.7 -1 99 -4 #_SR_BH_steep 0.0 2 0.4000 0.4 -1 99 -1 #_SR_sigmaR -5.0 5 0.0000 0.0 -1 99 -1 #_SR_envlink -10.0 10 0.0000 0.0 -1 99 -1 #_SR_R1_offset 0.0 0 0.0000 0.0 -1 99 -1 #_SR_autocorr 0 #_SR_env_link 0 #_SR_env_target 1 #_do_recdev 1975 #_first year of main recr_devs; early devs can preceed this era 2012 #_last year of main recr_devs; forecast devs start in following year 5 #_recdev phase 1 #_(0/1) to read 13 advanced options 0 #_recdev_early_start (0=none; neg value makes relative to recdev_start) -5 #_recdev_early_phase 0 #_forecast_recruitment phase (incl. late recr) (0 value resets to maxphase+1) 1 #_lambda for Fcast_recr_like occurring before endyr+1 1980 #_last_early_yr_nobias_adj_in_MPD 1980 #_first_yr_fullbias_adj_in_MPD 2011 #_last_yr_fullbias_adj_in_MPD 2012 #_first_recent_yr_nobias_adj_in_MPD 0.9 #_max_bias_adj_in_MPD (-1 to override ramp and set biasadj=1.0 for all estimated recdevs) 0 #_period of cycles in recruitment (N parms read below) -5 #min rec_dev 5 #max rec_dev 0 #_read_recdevs #_end of advanced SR options #_placeholder for full parameter lines for recruitment cycles # read specified recr devs #_Yr Input_value #Fishing Mortality info 0.5 #_F ballpark for annual F (=Z-M) for specified year -2008 #_F ballpark year (neg value to disable) 3 #_F_Method: 1=Pope; 2=instan. F; 3=hybrid (hybrid is recommended) 4 #_max F or harvest rate, depends on F_Method 5 #_N iterations for tuning F in hybrid method (recommend 3 to 7) # #_initial_F_parms #_LO HI INIT PRIOR PR_type SD PHASE 0 3 0 0 -1 99 -1 #_InitF_1_F1_LL1 0 1 0 0 -1 99 -1 #_InitF_2_F2_LL2 0 1 0 0 -1 99 -1 #_InitF_3_F3_LL3 0 1 0 0 -1 99 -1 #_InitF_4_F4_LL4 0 1 0 0 -1 99 -1 #_InitF_5_F5_DN3 0 1 0 0 -1 99 -1 #_InitF_6_F6_DN4 0 1 0 0 -1 99 -1 #_InitF_7_F7_PS1 0 1 0 0 -1 99 -1 #_InitF_8_F8_Other1 0 1 0 0 -1 99 -1 #_InitF_9_F9_Other2 0 1 0 0 -1 99 -1 #_InitF_10_F10_Other3 0 1 0 0 -1 99 -1 #_InitF_11_F11_Other4 #_Q_setup # Q_type options: <0=mirror, 0=float_nobiasadj, 1=float_biasadj, 2=parm_nobiasadj, 3=parm_w_random_dev, 4=parm_w_randwalk, 5=mean_unbiased_float_assign_to_parm #_for_env-var:_enter_index_of_the_env-var_to_be_linked #_Den_dep env_var extra_se Q_type 0 0 0 0 #_1 F1_LL1 0 0 0 0 #_2 F2_LL2 0 0 0 0 #_3 F3_LL3 0 0 0 0 #_4 F4_LL4 0 0 0 0 #_5 F5_DN3 0 0 0 0 #_6 F6_DN4 0 0 0 0 #_7 F7_PS1 0 0 0 0 #_8 F8_Other1 0 0 0 0 #_9 F9_Other2 0 0 0 0 #_10 F10_Other3 0 0 0 0 #_11 F11_Other4 0 0 0 3 #_12 LLCPUE1 0 0 0 3 #_13 LLCPUE2 0 0 0 3 #_14 LLCPUE3 0 0 0 3 #_15 LLCPUE4 0 0 0 0 #_16 DNCPUE4 1 #_If q has random component, then 0=read one parm for each fleet with random q; 1=read a parm for each year of index #_Q_parms(if_any);Qunits_are_ln(q) #_LO HI INIT PRIOR PR_type SD PHASE -20 3 -10 -10 -1 99 2 #_LnQ_base_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_1_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_2_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_3_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_4_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_5_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_6_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_7_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_8_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_9_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_10_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_11_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_12_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_13_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_14_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_15_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_16_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_17_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_18_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_19_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_20_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_21_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_22_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_23_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_24_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_25_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_26_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_27_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_28_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_29_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_30_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_31_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_32_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_33_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_34_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_35_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_36_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_37_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_38_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_39_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_40_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_41_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_42_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_43_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_44_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_45_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_46_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_47_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_48_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_49_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_50_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_51_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_52_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_53_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_54_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_55_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_56_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_57_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_58_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_59_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_60_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_61_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_62_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_63_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_64_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_65_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_66_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_67_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_68_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_69_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_70_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_71_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_72_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_73_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_74_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_75_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_76_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_77_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_78_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_79_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_80_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_81_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_82_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_83_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_84_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_85_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_86_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_87_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_88_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_89_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_90_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_91_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_92_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_93_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_94_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_95_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_96_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_97_12_LLCPUE1 -6 6 0 0 0 1 -4 #_Q_dev_98_12_LLCPUE1 -20 6 -10 -10 -1 99 2 #_LnQ_base_13_LLCPUE2 -6 6 0 0 0 1 -4 #_Q_dev_1_13_LLCPUE2 -6 6 0 0 0 1 -4 #_Q_dev_2_13_LLCPUE2 -6 6 0 0 0 1 -4 #_Q_dev_3_13_LLCPUE2 -6 6 0 0 0 1 -4 #_Q_dev_4_13_LLCPUE2 -6 6 0 0 0 1 -4 #_Q_dev_5_13_LLCPUE2 -6 6 0 0 0 1 -4 #_Q_dev_6_13_LLCPUE2 -6 6 0 0 0 1 -4 #_Q_dev_7_13_LLCPUE2 -6 6 0 0 0 1 -4 #_Q_dev_8_13_LLCPUE2 -6 6 0 0 0 1 -4 #_Q_dev_9_13_LLCPUE2 -6 6 0 0 0 1 -4 #_Q_dev_10_13_LLCPUE2 -6 6 0 0 0 1 -4 #_Q_dev_11_13_LLCPUE2 -6 6 0 0 0 1 -4 #_Q_dev_12_13_LLCPUE2 -6 6 0 0 0 1 -4 #_Q_dev_13_13_LLCPUE2 -6 6 0 0 0 1 -4 #_Q_dev_14_13_LLCPUE2 -6 6 0 0 0 1 -4 #_Q_dev_15_13_LLCPUE2 -6 6 0 0 0 1 -4 #_Q_dev_16_13_LLCPUE2 -6 6 0 0 0 1 -4 #_Q_dev_17_13_LLCPUE2 -6 6 0 0 0 1 -4 #_Q_dev_18_13_LLCPUE2 -6 6 0 0 0 1 -4 #_Q_dev_19_13_LLCPUE2 -6 6 0 0 0 1 -4 #_Q_dev_20_13_LLCPUE2 -6 6 0 0 0 1 -4 #_Q_dev_21_13_LLCPUE2 -6 6 0 0 0 1 -4 #_Q_dev_22_13_LLCPUE2 -6 6 0 0 0 1 -4 #_Q_dev_23_13_LLCPUE2 -6 6 0 0 0 1 -4 #_Q_dev_24_13_LLCPUE2 -6 6 0 0 0 1 -4 #_Q_dev_25_13_LLCPUE2 -6 6 0 0 0 1 -4 #_Q_dev_26_13_LLCPUE2 -6 6 0 0 0 1 -4 #_Q_dev_27_13_LLCPUE2 -6 6 0 0 0 1 -4 #_Q_dev_28_13_LLCPUE2 -6 6 0 0 0 1 -4 #_Q_dev_29_13_LLCPUE2 -6 6 0 0 0 1 -4 #_Q_dev_30_13_LLCPUE2 -6 6 0 0 0 1 -4 #_Q_dev_31_13_LLCPUE2 -6 6 0 0 0 1 -4 #_Q_dev_32_13_LLCPUE2 -6 6 0 0 0 1 -4 #_Q_dev_33_13_LLCPUE2 -6 6 0 0 0 1 -4 #_Q_dev_34_13_LLCPUE2 -6 6 0 0 0 1 -4 #_Q_dev_35_13_LLCPUE2 -6 6 0 0 0 1 -4 #_Q_dev_36_13_LLCPUE2 -6 6 0 0 0 1 -4 #_Q_dev_37_13_LLCPUE2 -6 6 0 0 0 1 -4 #_Q_dev_38_13_LLCPUE2 -6 6 0 0 0 1 -4 #_Q_dev_39_13_LLCPUE2 -6 6 0 0 0 1 -4 #_Q_dev_40_13_LLCPUE2 -6 6 0 0 0 1 -4 #_Q_dev_41_13_LLCPUE2 -6 6 0 0 0 1 -4 #_Q_dev_42_13_LLCPUE2 -6 6 0 0 0 1 -4 #_Q_dev_43_13_LLCPUE2 -6 6 0 0 0 1 -4 #_Q_dev_44_13_LLCPUE2 -6 6 0 0 0 1 -4 #_Q_dev_45_13_LLCPUE2 -6 6 0 0 0 1 -4 #_Q_dev_46_13_LLCPUE2 -6 6 0 0 0 1 -4 #_Q_dev_47_13_LLCPUE2 -6 6 0 0 0 1 -4 #_Q_dev_48_13_LLCPUE2 -6 6 0 0 0 1 -4 #_Q_dev_49_13_LLCPUE2 -6 6 0 0 0 1 -4 #_Q_dev_50_13_LLCPUE2 -6 6 0 0 0 1 -4 #_Q_dev_51_13_LLCPUE2 -20 6 -10 -10 -1 99 2 #_LnQ_base_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_1_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_2_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_3_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_4_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_5_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_6_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_7_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_8_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_9_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_10_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_11_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_12_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_13_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_14_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_15_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_16_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_17_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_18_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_19_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_20_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_21_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_22_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_23_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_24_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_25_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_26_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_27_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_28_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_29_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_30_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_31_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_32_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_33_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_34_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_35_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_36_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_37_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_38_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_39_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_40_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_41_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_42_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_43_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_44_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_45_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_46_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_47_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_48_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_49_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_50_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_51_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_52_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_53_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_54_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_55_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_56_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_57_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_58_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_59_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_60_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_61_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_62_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_63_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_64_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_65_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_66_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_67_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_68_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_69_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_70_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_71_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_72_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_73_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_74_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_75_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_76_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_77_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_78_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_79_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_80_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_81_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_82_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_83_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_84_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_85_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_86_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_87_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_88_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_89_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_90_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_91_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_92_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_93_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_94_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_95_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_96_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_97_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_98_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_99_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_100_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_101_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_102_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_103_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_104_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_105_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_106_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_107_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_108_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_109_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_110_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_111_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_112_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_113_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_114_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_115_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_116_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_117_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_118_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_119_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_120_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_121_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_122_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_123_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_124_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_125_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_126_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_127_14_LLCPUE3 -6 6 0 0 0 1 -4 #_Q_dev_128_14_LLCPUE3 -20 6 -10 -10 -1 99 2 #_LnQ_base_15_LLCPUE4 -6 6 0 0 0 1 -4 #_Q_dev_1_15_LLCPUE4 -6 6 0 0 0 1 -4 #_Q_dev_2_15_LLCPUE4 -6 6 0 0 0 1 -4 #_Q_dev_3_15_LLCPUE4 -6 6 0 0 0 1 -4 #_Q_dev_4_15_LLCPUE4 -6 6 0 0 0 1 -4 #_Q_dev_5_15_LLCPUE4 -6 6 0 0 0 1 -4 #_Q_dev_6_15_LLCPUE4 -6 6 0 0 0 1 -4 #_Q_dev_7_15_LLCPUE4 -6 6 0 0 0 1 -4 #_Q_dev_8_15_LLCPUE4 -6 6 0 0 0 1 -4 #_Q_dev_9_15_LLCPUE4 -6 6 0 0 0 1 -4 #_Q_dev_10_15_LLCPUE4 -6 6 0 0 0 1 -4 #_Q_dev_11_15_LLCPUE4 -6 6 0 0 0 1 -4 #_Q_dev_12_15_LLCPUE4 -6 6 0 0 0 1 -4 #_Q_dev_13_15_LLCPUE4 -6 6 0 0 0 1 -4 #_Q_dev_14_15_LLCPUE4 -6 6 0 0 0 1 -4 #_Q_dev_15_15_LLCPUE4 -6 6 0 0 0 1 -4 #_Q_dev_16_15_LLCPUE4 -6 6 0 0 0 1 -4 #_Q_dev_17_15_LLCPUE4 -6 6 0 0 0 1 -4 #_Q_dev_18_15_LLCPUE4 -6 6 0 0 0 1 -4 #_Q_dev_19_15_LLCPUE4 -6 6 0 0 0 1 -4 #_Q_dev_20_15_LLCPUE4 -6 6 0 0 0 1 -4 #_Q_dev_21_15_LLCPUE4 -6 6 0 0 0 1 -4 #_Q_dev_22_15_LLCPUE4 -6 6 0 0 0 1 -4 #_Q_dev_23_15_LLCPUE4 -6 6 0 0 0 1 -4 #_Q_dev_24_15_LLCPUE4 -6 6 0 0 0 1 -4 #_Q_dev_25_15_LLCPUE4 -6 6 0 0 0 1 -4 #_Q_dev_26_15_LLCPUE4 -6 6 0 0 0 1 -4 #_Q_dev_27_15_LLCPUE4 -6 6 0 0 0 1 -4 #_Q_dev_28_15_LLCPUE4 -6 6 0 0 0 1 -4 #_Q_dev_29_15_LLCPUE4 -6 6 0 0 0 1 -4 #_Q_dev_30_15_LLCPUE4 -6 6 0 0 0 1 -4 #_Q_dev_31_15_LLCPUE4 -6 6 0 0 0 1 -4 #_Q_dev_32_15_LLCPUE4 -6 6 0 0 0 1 -4 #_Q_dev_33_15_LLCPUE4 -6 6 0 0 0 1 -4 #_Q_dev_34_15_LLCPUE4 -6 6 0 0 0 1 -4 #_Q_dev_35_15_LLCPUE4 -6 6 0 0 0 1 -4 #_Q_dev_36_15_LLCPUE4 -6 6 0 0 0 1 -4 #_Q_dev_37_15_LLCPUE4 -6 6 0 0 0 1 -4 #_Q_dev_38_15_LLCPUE4 -6 6 0 0 0 1 -4 #_Q_dev_39_15_LLCPUE4 -6 6 0 0 0 1 -4 #_Q_dev_40_15_LLCPUE4 -6 6 0 0 0 1 -4 #_Q_dev_41_15_LLCPUE4 -6 6 0 0 0 1 -4 #_Q_dev_42_15_LLCPUE4 -6 6 0 0 0 1 -4 #_Q_dev_43_15_LLCPUE4 -6 6 0 0 0 1 -4 #_Q_dev_44_15_LLCPUE4 -6 6 0 0 0 1 -4 #_Q_dev_45_15_LLCPUE4 -6 6 0 0 0 1 -4 #_Q_dev_46_15_LLCPUE4 -6 6 0 0 0 1 -4 #_Q_dev_47_15_LLCPUE4 -6 6 0 0 0 1 -4 #_Q_dev_48_15_LLCPUE4 -6 6 0 0 0 1 -4 #_Q_dev_49_15_LLCPUE4 -6 6 0 0 0 1 -4 #_Q_dev_50_15_LLCPUE4 -6 6 0 0 0 1 -4 #_Q_dev_51_15_LLCPUE4 -6 6 0 0 0 1 -4 #_Q_dev_52_15_LLCPUE4 -6 6 0 0 0 1 -4 #_Q_dev_53_15_LLCPUE4 -6 6 0 0 0 1 -4 #_Q_dev_54_15_LLCPUE4 -6 6 0 0 0 1 -4 #_Q_dev_55_15_LLCPUE4 -6 6 0 0 0 1 -4 #_Q_dev_56_15_LLCPUE4 -6 6 0 0 0 1 -4 #_Q_dev_57_15_LLCPUE4 -6 6 0 0 0 1 -4 #_Q_dev_58_15_LLCPUE4 -6 6 0 0 0 1 -4 #_Q_dev_59_15_LLCPUE4 -6 6 0 0 0 1 -4 #_Q_dev_60_15_LLCPUE4 -6 6 0 0 0 1 -4 #_Q_dev_61_15_LLCPUE4 -6 6 0 0 0 1 -4 #_Q_dev_62_15_LLCPUE4 -6 6 0 0 0 1 -4 #_Q_dev_63_15_LLCPUE4 -6 6 0 0 0 1 -4 #_Q_dev_64_15_LLCPUE4 -6 6 0 0 0 1 -4 #_Q_dev_65_15_LLCPUE4 -6 6 0 0 0 1 -4 #_Q_dev_66_15_LLCPUE4 -6 6 0 0 0 1 -4 #_Q_dev_67_15_LLCPUE4 -6 6 0 0 0 3 4 #_Q_dev_68_15_LLCPUE4 -6 6 0 0 0 3 4 #_Q_dev_69_15_LLCPUE4 -6 6 0 0 0 3 4 #_Q_dev_70_15_LLCPUE4 -6 6 0 0 0 3 4 #_Q_dev_71_15_LLCPUE4 -6 6 0 0 0 3 4 #_Q_dev_72_15_LLCPUE4 -6 6 0 0 0 3 4 #_Q_dev_73_15_LLCPUE4 -6 6 0 0 0 3 4 #_Q_dev_74_15_LLCPUE4 -6 6 0 0 0 3 4 #_Q_dev_75_15_LLCPUE4 -6 6 0 0 0 3 4 #_Q_dev_76_15_LLCPUE4 -6 6 0 0 0 3 4 #_Q_dev_77_15_LLCPUE4 -6 6 0 0 0 3 4 #_Q_dev_78_15_LLCPUE4 -6 6 0 0 0 3 4 #_Q_dev_79_15_LLCPUE4 -6 6 0 0 0 3 4 #_Q_dev_80_15_LLCPUE4 -6 6 0 0 0 3 4 #_Q_dev_81_15_LLCPUE4 -6 6 0 0 0 3 4 #_Q_dev_82_15_LLCPUE4 -6 6 0 0 0 3 4 #_Q_dev_83_15_LLCPUE4 -6 6 0 0 0 3 4 #_Q_dev_84_15_LLCPUE4 -6 6 0 0 0 3 4 #_Q_dev_85_15_LLCPUE4 -6 6 0 0 0 3 4 #_Q_dev_86_15_LLCPUE4 -6 6 0 0 0 3 4 #_Q_dev_87_15_LLCPUE4 -6 6 0 0 0 3 4 #_Q_dev_88_15_LLCPUE4 -6 6 0 0 0 3 4 #_Q_dev_89_15_LLCPUE4 -6 6 0 0 0 3 4 #_Q_dev_90_15_LLCPUE4 -6 6 0 0 0 3 4 #_Q_dev_91_15_LLCPUE4 -6 6 0 0 0 3 4 #_Q_dev_92_15_LLCPUE4 -6 6 0 0 0 3 4 #_Q_dev_93_15_LLCPUE4 -6 6 0 0 0 3 4 #_Q_dev_94_15_LLCPUE4 #_size_selex_types #discard_options:_0=none;_1=define_retention;_2=retention&mortality;_3=all_discarded_dead #_Pattern Discard Male Special 24 0 0 0 #_1 F1_LL1 15 0 0 1 #_2 F2_LL2 24 0 0 0 #_3 F3_LL3 15 0 0 3 #_4 F4_LL4 24 0 0 0 #_5 F5_DN3 15 0 0 5 #_6 F6_DN4 24 0 0 0 #_7 F7_PS1 15 0 0 5 #_8 F8_Other1 15 0 0 5 #_9 F9_Other2 15 0 0 5 #_10 F10_Other3 15 0 0 5 #_11 F11_Other4 15 0 0 1 #_12 LLCPUE1 15 0 0 1 #_13 LLCPUE2 15 0 0 3 #_14 LLCPUE3 15 0 0 3 #_15 LLCPUE4 15 0 0 5 #_16 DNCPUE4 # #_age_selex_types #_Pattern ___ Male Special 10 0 0 0 #_1 F1_LL1 10 0 0 0 #_2 F2_LL2 10 0 0 0 #_3 F3_LL3 10 0 0 0 #_4 F4_LL4 10 0 0 0 #_5 F5_DN3 10 0 0 0 #_6 F6_DN4 10 0 0 0 #_7 F7_PS1 10 0 0 0 #_8 F8_Other1 10 0 0 0 #_9 F9_Other2 10 0 0 0 #_10 F10_Other3 10 0 0 0 #_11 F11_Other4 10 0 0 0 #_12 LLCPUE1 10 0 0 0 #_13 LLCPUE2 10 0 0 0 #_14 LLCPUE3 10 0 0 0 #_15 LLCPUE4 10 0 0 0 #_16 DNCPUE4 # #_SizeSelex #_LO HI INIT PRIOR PR_type SD PHASE env_var use_dev dev_minyr dev_maxyr dev_stddev Block Block_Fxn 30 139 90.0 90.0 -1 99 2 0 2 1980 2014 10 0 0 #_SizeSel_1P_1_F1_LL1 -12 4 -2.2 -2.2 -1 99 4 0 0 0 0 0 0 0 #_SizeSel_1P_2_F1_LL1 -1 9 5.0 5.0 -1 99 3 0 0 0 0 0 0 0 #_SizeSel_1P_3_F1_LL1 -1 9 4.3 4.3 -1 99 4 0 0 0 0 0 0 0 #_SizeSel_1P_4_F1_LL1 -999 -600 -999.0 -5.0 -1 99 -2 0 0 0 0 0 0 0 #_SizeSel_1P_5_F1_LL1 -15 9 5.0 5.0 -1 99 -5 0 0 0 0 0 0 0 #_SizeSel_1P_6_F1_LL1 30 139 80.0 80.0 -1 99 2 0 0 0 0 0 0 0 #_SizeSel_3P_1_F3_LL3 -12 4 -2.2 -2.2 -1 99 4 0 0 0 0 0 0 0 #_SizeSel_3P_2_F3_LL3 -1 9 3.0 3.0 -1 99 3 0 0 0 0 0 0 0 #_SizeSel_3P_3_F3_LL3 -1 9 4.3 4.3 -1 99 4 0 0 0 0 0 0 0 #_SizeSel_3P_4_F3_LL3 -999 -600 -999.0 -5.0 -1 99 -2 0 0 0 0 0 0 0 #_SizeSel_3P_5_F3_LL3 -15 6 -5.0 -5.0 -1 99 5 0 0 0 0 0 0 0 #_SizeSel_3P_6_F3_LL3 30 139 58.0 58.0 -1 99 -2 0 0 0 0 0 0 0 #_SizeSel_5P_1_F5_DN3 -9 4 -2.2 -2.2 -1 99 -4 0 0 0 0 0 0 0 #_SizeSel_5P_2_F5_DN3 -1 9 3.0 3.0 -1 99 -3 0 0 0 0 0 0 0 #_SizeSel_5P_3_F5_DN3 -1 9 4.3 4.3 -1 99 -4 0 0 0 0 0 0 0 #_SizeSel_5P_4_F5_DN3 -999 -600 -999.0 -5.0 -1 99 -2 0 0 0 0 0 0 0 #_SizeSel_5P_5_F5_DN3 -999 -600 -999.0 -5.0 -1 99 -2 0 0 0 0 0 0 0 #_SizeSel_5P_6_F5_DN3 30 139 100.0 100.0 -1 99 2 0 0 0 0 0 0 0 #_SizeSel_7P_1_F7_PS1 -9 4 -8.0 -8.0 -1 99 4 0 0 0 0 0 0 0 #_SizeSel_7P_2_F7_PS1 -1 9 4.0 4.0 -1 99 3 0 0 0 0 0 0 0 #_SizeSel_7P_3_F7_PS1 -1 9 4.0 4.0 -1 99 -4 0 0 0 0 0 0 0 #_SizeSel_7P_4_F7_PS1 -999 -600 -999.0 -5.0 -1 99 -2 0 0 0 0 0 0 0 #_SizeSel_7P_5_F7_PS1 -15 10 5.0 5.0 -1 99 2 0 0 0 0 0 0 0 #_SizeSel_7P_6_F7_PS1 #_AgeSelex #_No age_selex_parm #_Cond 0 #_custom_sel-env_setup (0/1) #_Cond -2 2 0 0 -1 99 -2 #_placeholder when no enviro fxns #_Cond 0 #_custom_sel-blk_setup (0/1) #_Cond -2 2 0 0 -1 99 -2 #_placeholder when no block usage #_Cond No selex parm trends 6 #selparm_dev_PH 1 #_env/block/dev_adjust_method (1=standard; 2=logistic trans to keep in base parm bounds; 3=standard w/ no bound check) # # Tag loss and Tag reporting parameters go next 0 #_TG_custom: 0=no read; 1=read if tags exist #_Cond -6 6 1 1 2 0.01 -4 0 0 0 0 0 0 0 #_placeholder if no parameters # 1 #_Variance_adjustments_to_input_values #_Fleet1 Fleet2 Fleet3 Fleet4 Fleet5 Fleet6 Fleet7 Fleet8 Fleet9 Fleet10 Fleet11 Fleet12 Fleet13 Fleet14 Fleet15 Fleet16 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 #_add_to_survey_CV 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 #_add_to_discard_stddev 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 #_add_to_bodywt_CV 0.5 0.5 0.5 0.5 0.5 0.5 0.5 0.5 0.5 0.5 0.5 0.5 0.5 0.5 0.5 0.5 #_mult_by_lencomp_N 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 #_mult_by_agecomp_N 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 #_mult_by_size-at-age_N 4 #_maxlambdaphase 1 #_sd_offset 2 #_number of changes to make to default Lambdas (default value is 1.0) # Like_comp codes: 1=surv; 2=disc; 3=mnwt; 4=length; 5=age; 6=SizeFreq; 7=sizeage; 8=catch; 9=init_equ_catch; # 10=recrdev; 11=parm_prior; 12=parm_dev; 13=CrashPen; 14=Morphcomp; 15=Tag-comp; 16=Tag-negbin; 17=F_ballpark #_like_comp fleet/survey phase value sizefreq_method 1 12 1 0 1 #_Surv_LLCPUE1_Phz1 1 13 1 0 1 #_Surv_LLCPUE2_Phz1 0 #_more_stddev_reporting # 0 1 -1 5 1 5 1 -1 5 # placeholder for selex type, len/age, year, N selex bins, Growth pattern, N growth ages, NatAge_area(-1 for all), NatAge_yr, N Natages # placeholder for vector of selex bins to be reported # placeholder for vector of growth ages to be reported # placeholder for vector of NatAges ages to be reported # 999